An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems
نویسندگان
چکیده
منابع مشابه
An E ective Memory { Processor Integrated Architecture forComputer
Computer Vision Youngsik Kim, Tack{Don Han, Shin{Dug Kim, and Sung{Bong Yang Dept. of Computer Science, Yonsei University, Seoul, 120-749, Korea. fyskim,hantack,sdkim,[email protected] Abstract In this paper an e ective memory{processor integrated architecture, called memory based processor array (MPA), for computer vision is proposed. The MPA can be easily attached into any host system...
متن کاملImage Memory 64 bit Processor Array Processor Array Internal Registers Image Window Data
This work presents the results of the Abingdon Cross Benchmark on the two PAPRICA systems, which are here brieey described focusing especially on their different architectural solutions. Starting from some considerations on their computational paradigm and hardware characteristics, the most eecient algorithm for the Abingdon Cross benchmark is discussed. The algorithm has been implemented on th...
متن کاملEmbedded co-processor architecture for CMOS based image acquisition
This paper describes a new co-processor architecture designed for CMOS sensor imaging. The co-processor unit is integrated into the image acquisition loop so as to exploit the full potential of CMOS selective access imaging technology. The processing features of the coprocessor are functional to the specific acquisition process of CMOS sensors (random region acquisition, variable image size, va...
متن کاملA Java processor architecture for embedded real-time systems
Architectural advancements in modern processor designs increase average performance with features such as pipelines, caches, branch prediction, and out-of-order execution. However, these features complicate worst-case execution time analysis and lead to very conservative estimates. JOP (Java Optimized Processor) tackles this problem from the architectural perspective – by introducing a processo...
متن کاملePUMA: Embedded Parallel DSP Processor Architecture with Unique Memory Access
ePUMA[1] is an ongoing project in the Division of Computer Engineering at Linköping university, Sweden. It is supported by the SSF, Swedish Foundation for Strategic Research. The goal of this project is to develop a Parallel ASIP DSP processor for realtime stream computing. The essential technology is to separate data access kernels from arithmetic computing kernels so as to hide or minimize da...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM SIGARCH Computer Architecture News
سال: 2005
ISSN: 0163-5964
DOI: 10.1145/1080695.1069982